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Abstract 
4H-SiC n-channel power metal semiconductor field-effect transistors (MESFETs) with nitrogen n+-implanted 
source/drain ohmic contact regions, with and without p-buffer layer fabricated on semi-insulating substrates exhibited 
hysteresis in the drain I-V characteristics of both types of devices at 300 K and 480 K due to traps. However, thermal 
spectroscopic measurements could detect the traps only in the devices without p-buffer. Device simulation and 
optical admittance spectroscopy (OAS) are used to resolve the discrepancy in the initial experimental characterization 
results. Device simulations and OAS suggest that, in addition to the semi-insulating (SI) substrate traps, acceptor 
traps due to source/drain residual implant lattice damage contribute to the hysteresis observed in the drain I-V 
characteristics of the devices. Simulations suggest these traps are contained in the lateral straggle of the implanted 
source and drain regions since the drain current largely flows between the un-gated edges of the source and drain 
through the volume of lateral straggle traps. Since hysteresis in I-V curves is a manifestation of the presence of 
defects in devices and since defects degrade carrier mobility and hence device performance, efforts should be made to 
minimize the source/drain lateral straggle implant damage. 
 
© 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of [name organizer] 
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1. Introduction 
Motivated by their potentially better performance characteristics, silicon-carbide metal semiconductor 
field-effect transistors (MESFETs) have been fabricated on semi-insulating (SI) substrates with a p-type 
buffer layer between the active channel layer and the SI substrate 1-4. In order to fabricate planar devices 
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in semiconductors, selective-area doping such as the doping of the source and drain ohmic contact regions 
of field-effect transistors (FETs), is required. For SiC, ion implantation is generally considered the major 
means of achieving selective-area doping due to the low diffusion coefficient of the major desirable 
dopants, i.e. N, P, B, and Al 5-7. However, ion implantation leaves residual implant lattice damage, which 
persists even after high temperature implantation and anneals, and leads to traps with energy levels 
distributed throughout the SiC band gap 5-12. In particular, ion implantation in 4H- and 6H-SiC causes 
point defects which lead to acceptor-like intrinsic deep level defect trap centers with energy levels 
distributed in the upper half of the band gap 8,9. These residual implant damage traps could lead to 
hysteresis or looping (a manifestation of the presence of defects in devices) in the drain I-V characteristic 
of MESFETs and other FETs 13,14. 
This work reports on 4H-SiC n-channel power MESFETs with nitrogen n+-implanted source/drain 
ohmic contact regions, with and without p-buffer layer, that were fabricated on semi-insulating (SI) 
substrates, which exhibited hysteresis in the drain I-V characteristics of both types of devices at 300 K 
and 480 K due to traps. Conventional thermal spectroscopy measurements (i.e. thermal admittance 
spectroscopy and deep-level transient spectroscopy), however, could detect the traps only in the devices 
without p-buffer. Device simulations and optical admittance spectroscopy (OAS) are used to resolve the 
discrepancy in the results of the characterization of the devices and to determine the origin of the 
hysteresis. 
2. Electrical And Thermal Characterization 
The power MESFET devices used in the experimental characterization had gate length of 0.5 m, total 
gate periphery from 0.2 to 22 mm, two to twelve gates, and were fabricated on epitaxial structures, which 
nominally consisted of a 0.3 m thick n-type channel with net doping concentration of 2.5 x 1017 cm-3 
either grown directly on the SI substrate or on a 0.55 m thick p-type epitaxial buffer layer with net 
doping less than 5 x 1015 cm-3 13,14,15. The p-buffer and n-channel epitaxial layers were grown using 
chemical vapor deposition (CVD) on physical vapor transport (PVT)-grown SI SiC substrates purchased 
from Cree Research, Inc. The source and drain regions, which are about 16 ȝm long and 0.2 ȝm deep, 
were ion implanted to facilitate low-resistance ohmic contacts and air bridges were used to interconnect 
the source fingers. The device surfaces were not passivated. The device output DC characteristics, output 
admittance, gate-source thermal conductance spectroscopy, and DLTS measurements were performed in 
the temperature range of 300-500 K. The OAS measurements were performed at 300 K and 200 K. Figure 
1 shows a microphotograph of one of the devices with two gate fingers used in the experimental device 
characterization with gate periphery of 0.2 mm 13,14,15.  
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FIG. 1 Microphotograph of a 4H-SiC MESFET with gate periphery of 0.2 mm with two gates used in the experimental 
characterization.   
Figures 2 and 3 show typical drain I-V characteristics of a MESFET without p-buffer layer with total 
gate periphery of 1.2 mm at 300 K and 480 K, respectively. The drain I-V characteristics of the device 
with p-buffer layer are generally quite similar although the magnitude of the hysteresis in the I-V curves 
of the device without p-buffer is slightly greater. The output characteristics of the devices show drain 
current instability, which is manifested as hysteresis in the drain I-V curves. The hysteresis disappears 
completely in the temperature range of 450 K to 500 K at large-magnitude negative gate voltages, as seen 
in Fig. 3. At small-magnitude gate voltages there is almost no difference in the degree of hysteresis 
between 300 K and a high temperature such as 480 K. These facts reveal that drain current instability at 
low and high gate voltages is controlled by impurities with different ionization time constants.    
 
FIG. 2. Typical drain I-V characteristics of  MESFETs with and without p-buffer layer with total gate periphery of 1.2 mm at 300 K.  
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FIG. 3. Typical drain I-V characteristics of a MESFET without p-buffer layer with total gate periphery of 1.2 mm at 480 K. 
Drain-source thermal admittance spectroscopy (TAS), gate-source thermal conductance spectroscopy, 
and gate-source thermal deep level transient spectroscopy (DLTS) measurements were made in the 
saturation regime to determine the parameters of the defect centers responsible for the drain I-V hysteresis. 
Figure 4 shows the output admittance phase angles of both types of devices. The admittance phase angle 
of the devices with p-buffer layer is practically constant as temperature increases with no peaks and only 
modest frequency dependence. This shows there is practically no trapping and emission of carriers by 
traps in the SI substrate and therefore no changes in buffer-substrate depletion region width and hence no 
variation in junction capacitance. As a result, admittance phase angle remains constant. On the other hand, 
the devices without p-buffer layer have an output admittance phase angle that peaks in a particular 
temperature range depending on the measurement frequency. This suggests the presence of trapping and 
emission processes in these devices. The activation energy of the impurity responsible for the carrier 
trapping was obtained from Arrhenius plots calculated from output admittance, gate-source differential 
conductance, and gate-source deep level transient spectroscopy (DLTS). All three measurement 
techniques gave similar values of the activation energy in the range 0.95±0.04 eV, if the impurity capture 
cross-section ı is assumed to be independent of temperature, and 1.02±0.04 eV for ı v T-2. These values 
correspond to vanadium acceptors 5-15 and are consistent with the presence of vanadium in the semi-
insulating substrate. 
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damage traps has a depth of 0.4 ȝm from the surface, covers the source and drain regions, and stretches 
out 0.5 ȝm from the edges of the source and drain into the un-gated channel region towards the gate. The 
0.5 ȝm extensions account for the lateral straggle (standard deviation) of the implant species, which 
occurs under the implant mask. The estimated depth of source/drain implant is 0.2 ȝm, however, the 
depth of traps used to model the implant damage is 0.4 ȝm. This is because, as pointed out by Koshka et 
al. 16, implant damage can extend beyond the projected range of the implant species, as much as about 
twice the projected range.  
In this simulation, the source and substrate voltages were kept at 0 V. For the drain voltage, a transient 
symmetrical triangular pulse with 15 V amplitude and 15.01 s pulse width was used for gate voltages 
ranging from 0 V to -20 V in steps of -5 V. The 15 V amplitude was the maximum drain voltage used in 
the experimental device drain I-V characterization and the 15.01 s pulse width is the estimated time, used 
in the experimental measurement, for the drain voltage to go from 0 V to 15 V and back to 0 V. For 
clarity, only the VGS = 0 V and VGS = -20 V curves will be shown. 
Figure 6 shows the drain I-V curves obtained from transient simulation of the device without p-buffer 
at 300 K and 480 K with both substrate traps and traps simulating source/drain residual implant damage. 
The corresponding simulated drain I-V curves for a device with p-buffer layer are quite similar to that 
observed in the experimental characterization. The degree of hysteresis in the I-V curves of the device 
with p-buffer layer is reduced, particularly at 480 K, relative to the hysteresis in the I-V curves of the 
device without p-buffer. Furthermore, current levels are higher in the device with p-buffer than in the 
device without the buffer. Since the only difference between the two devices is the presence of the p-
buffer layer in one of them, this suggests that the p-buffer layer provides some degree of isolation of the 
channel electrons from the semi-insulating substrate traps. The decrease in hysteresis at 480 K is due to 
electrons being thermally emitted from trap centers as temperature increases. It should also be observed 
that the hysteresis decreases as VGS becomes more negative due to the repulsion of electrons from the 
channel region with decreasing (more negative) VGS. 
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 FIG. 6. Simulated drain I-V characteristics of MESFET without p-buffer layer with traps representing source/drain implant damage 
and semi-insulating traps at (a) 300 K and (b) 480 K. 
In order to determine the relative contributions of implant damage traps and SI substrate traps to the 
overall hysteresis, the simulation was performed with SI substrate traps only for both the device with p-
buffer and without p-buffer and then performed again with traps representing only source/drain implant 
damage for a MESFET on a p-type conducting substrate. Figure 7 shows the simulated drain I-V 
characteristics of a MESFET without p-buffer layer and with substrate traps only at 300 K and 480 K. At 
300 K the hysteresis in the drain I-V curves of the device without p-buffer is more pronounced than for 
the device with p-buffer especially at large-magnitude negative gate voltages, indicating the effectiveness 
of the p-buffer layer in isolating the channel electrons from the SI substrate traps. The hysteresis increases 
as the gate voltage decreases (becomes more negative) in both types of devices since channel electrons 
are repelled deeper into the substrate. At 480 K, hysteresis disappears completely in the I-V curve of both 
types of devices, suggesting that the hysteresis at 480 K is not due to SI substrate traps but mainly due to 
other traps, for example, those related to source/drain residual implant lattice damage. Thus, the 
simulation results point to the source of the hysteresis that remains at 480 K in the experimental drain I-V 
characteristics as source/drain residual implant lattice damage traps. 
 
                                                                                   (a)                                                         
0 5 10 15
0
0.5
1
1.5
2
2.5
3
3.5
4
x 10-4 0.5um S iC MESFET without p-buffer
drain-Source Voltage, VDS (Volts)
D
ra
in
-S
ou
rc
e 
C
ur
re
nt
, I
D
S
 (A
m
ps
/u
m
)
W ith SI substrate traps
W ith source/drain implant damage traps
T=480K
VGS=0V 
VGS=-20V 
0 5 10 15
0
0.2
0.4
0.6
0.8
1
x 10-3 Drain I-V curve for MESFET without p-buffer - with substrate traps only
Drain Voltage, VDS (Volts)
D
ra
in
 C
ur
re
nt
, I
D
S
 (A
m
ps
/u
m
)
VGS = -20V 
VGS = 0V _____ Forward Curve    
                       
+ + +  Return Curve    
                       
-  -  -  - Return Curve
                       
Temperature, T=300K    VGS = -10V 
 J. Adjaye and M. S. Mazzol /  Physics Procedia  25 ( 2012 )  158 – 169 165
 
                                                                                    (b)             
 FIG. 7. Simulated drain I-V characteristics of MESFET without p-buffer layer with only SI substrate traps at (a) 300 K (b) 480 K. 
No source/drain residual implant damage traps. 
Figure 8 (a) shows the simulated drain I-V characteristics of a MESFET on p-substrate with traps 
simulating only source/drain residual implant damage (no substrate traps) at 480 K. At this temperature, 
hysteresis still persists in the drain I-V characteristics even though the hysteresis is reduced relative to 
that at 300 K. As in the case of the simulated devices with both SI substrate traps and source/drain 
implant damage traps, the hysteresis also decreases as VGS decreases. The forgoing observation coupled 
with the observation that the hysteresis vanishes at 480 K in the simulated devices with only substrate 
traps lead to the conclusion that acceptor-type source/drain implant damage traps are major contributors 
to the hysteresis at 300 K and are solely responsible for the hysteresis at 480 K in the drain I-V curves of 
the experimental devices.  
Further simulations suggest that the hysteresis in I-V curves of a device with only source/drain implant 
damage traps requires a geometric distribution similar to that of lateral straggle of implanted ions as 
shown in Fig. 8 (b). Lateral straggle is particularly effective since the drain-source current flows mainly 
between the un-gated edges of the source and drain. Figure 8 (b) shows the distribution of empty traps 
across the channel from source to drain taken at 0.25 ȝm below the device surface, VGS = -20 V, and at 
VDS = 19 V as VDS rises from 0 V to VDS(max) (solid curve) and falls (dashed curve) back to 0 V. As VDS 
rises from 0 V to VDS(max) electron emission from trap centers exceeds electron capture resulting in a 
higher concentration of empty traps. On the other hand as VDS falls from VDS(max) to 0 V electron capture 
is the dominant process resulting in a lower concentration of empty traps, as shown in Fig. 8 (b). Hence as 
VDS rises there is a higher concentration of free electrons and therefore higher drain current at a given VDS 
than when it falls from VDS(max) to 0 V, giving rise to the hysteresis in the drain I-V characteristics. 
However, if the lateral straggle traps are reduced to zero no hysteresis appears in the simulated I-V curves. 
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                                                                                                (a)                         
 
(b)               Distance across device channel (x), (ȝm)        
FIG. 8. (a) Simulated drain I-V characteristics of MESFET with traps representing only source-drain residual implant damage traps 
at 480 K. (b) Trap occupation (empty, unoccupied trap centers) distribution across the channel for MESFET with only source/drain 
residual implant damage traps taken at a distance of 0.25 Pm from the device surface at 300 K for 15 Pm < x < 25 Pm. 
4. Optical Characterization 
In order to experimentally observe the hypothesized deep implant-related traps, OAS was employed. 
Figures. 9 (a) and (b) respectively depict the gate-source optical admittance spectrum of experimental 
MESFETs without and with p-buffer layer that were obtained at 300 K using a 20 kHz AC measuring 
signal and long wavelength optical signal. The gate-drain spectra are similar. A comparison of the spectra 
for both types of devices shows several peaks in the spectrum of the device without p-buffer while the 
spectrum for the device with p-buffer shows practically no peaks except for the peak centered at about 
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817 nm with activation energy of EC í 1.51 eV. In addition, the amplitude of the peak is reduced relative 
to the corresponding peak in the spectrum of the device without buffer. This suggests that the observed 
peaks in the spectrum of the device without p-buffer layer are due largely to substrate traps and that the p-
buffer layer is effective in isolating the channel from the substrate.  
  
 
FIG. 9. (a) Gate-source OAS spectrum for experimental MESFET without p-buffer layer at 300 K. The gate-drain spectrum is 
similar. 
 
FIG. 9. (b) Gate-drain OAS spectrum for experimental MESFET with p-buffer layer at 300 K. The gate-source spectrum is similar. 
The 817 nm peak corresponds to a DLTS peak detected by T. Dalibor et al.8 after He+-implantation 
and anneal of n-type 4H-SiC CVD epilayers. Dalibor et al. refer to this peak as RD4 and it is reported to 
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have an activation energy which ranges from EC í 1.49 eV to EC í 1.60 eV 8. The authors attribute this 
peak to an intrinsic defect due to residual implant lattice damage caused by the He+-implantation of the n-
type 4H-SiC CVD epilayers since it is not related to He atoms themselves. Thus this peak could be due to 
traps generated by ion-implantation with any high-energy particle bombardment of SiC layers. The fact 
that the 817 nm peak is reduced in the spectrum of the device with buffer as shown in Fig 9 (b) compared 
to the corresponding peak in the spectrum of the device without buffer in Fig 9 (a) can be explained by 
the realization that lattice implant damage can extend beyond the projected range by as much as twice the 
projected range as shown by Koshka et al.16. It is therefore probable that the lattice implant damage in 
both types of devices extends beyond the channel into the substrate and that the p-buffer layer effectively 
screens the substrate portion of the residual implant lattice damage traps in the devices with buffer, 
revealing only the channel portion as an OAS peak. 
5. Conclusion 
We conclude that source/drain residual implant lattice damage traps resulting from the lateral straggle 
of implanted ions are largely responsible for the hysteresis observed in the experimental drain I-V 
characteristics of the MESFETs with and without p-buffer layer at 300 K and are solely responsible for 
the hysteresis that occurs in the I-V curves of the MESFETs at 480 K. In addition the hysteresis in the 
experimental device I-V curves at large-magnitude negative VGS at 300 K is attributed partly to SI 
substrate traps, while the hysteresis at small-magnitude negative VGS at 300 K is largely attributed to 
source/drain residual implant lattice damage traps. Since hysteresis in I-V curves is a manifestation of the 
presence of defects in devices and since defects degrade carrier mobility and hence device performance, 
efforts should be made to minimize the source/drain lateral straggle implant damage in the fabrication of 
practical SiC MESFET devices.  
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